ABSTRACT This paper proposes a high step-up low-ripple dc-dc converter for sustainable energy conversion. A high step-up voltage gain is obtained with an input-current doubler and a switched-capacitor circuit rather than having to use a transformer with a high turn ratio. A low input current ripple is achieved since the current ripples of two input inductors cancel each other out when the primary-side branches work in an interleaving way. A low output voltage ripple is got by charging and discharging complementarily with each other of two output capacitors. In addition, the proposed converter achieves zero-voltage switching (ZVS) for all power switches and zero-current switching (ZCS) for all rectifier diodes, which reduces the switching loss significantly. Moreover, an active-clamp capacitor is installed on the input-current doubler to suppress the voltage spike across the switches. A 400-W prototype converter was realized to demonstrate the above-mentioned performance.
I. INTRODUCTION
Research activities refer to development of environmentalfriendly and sustainable energy like solar energy and fuel cell have attracted extensive attention of academia and industry due to the gradual exhaustion of oil energy and the serious environmental pollution [1] , [2] . In some low-voltage and high-current applications, such as photovoltaic (PV) power system and fuel cell (FCEL) power system, the DC-DC converter, which is located between the PV panel (or fuel cell unit) and the DC high voltage bus, is the key component to realize energy conversion and power control [3] , therefore it is required to obtain a high voltage gain. Among various DC-DC converters, traditional BOOST circuit has the simplest structure. However, though it is suitable for high power applications, it is not suitable for high static gain applications (higher than 5), because its voltage gain is limited by the duty cycle of the driving signal [4] . Moreover, its conversion efficiency is greatly reduced due to the severe-recovery
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problem of the rectifier diodes. Relatively, the fullbridge DC-DC converter is more suitable for medium and high-power applications.
In order to extend the gain range, some non-isolated topologies such as switched capacitors and switched inductor coupled inductor have been proposed in the literature [5] - [8] . Although, based on the principle of parallel charging series discharge, the switched capacitors converter can obtain higher gain by cascading switched capacitor units. However, the soft start, as well as the ZVS of the switches and the requirement of large capacitor limit its application. In addition, the switched capacitor converter will generate large current ripple at the time of switching, which is not easy to pass EMI test.
Isolation is required in some applications, and the isolate transformers are also used to extend the gain range. Among the isolated topologies, full-bridge DC-DC is commonly used. The voltage-fed converter and the current-fed converter are the two most common kinds of full-bridge DC-DC converters.
Voltage-fed converters have been usually proposed in the PV power systems [9] - [14] , and the most common topology is the phase-shift full-bridge converter (PSFBC) in which one power switch of each bridge is driven complementarily by the other and the phase difference between two bridges keeps at a constant. PSFBC suffers duty-ratio loss on the secondary side and efficiency loss of whole device owing to the circulation currents. Its rectifier diodes also suffer a high voltage surge. Moreover, it needs to use a transformer with high turns ratio to achieve high step-up voltage gain. Furthermore, its input current ripple is really high, which seriously shortens the life span of PV panel (or fuel-cell stack) [15] . The corresponding solutions to inhibit the voltage spike of the power switches and the rectifier diodes are introduced by adding various auxiliary snubber circuits [16] - [21] . Theoretically, each power switch or rectifier diode needs to be equipped with a snubber circuit, which makes the circuit structure terrifically complicated. In addition, the snubber circuit generally reduces the voltage spike by absorbing the leakage energy, which further increases efficiency loss.
Compared with the voltage-fed converter, the currentfed converter is widely applied in PV power system due to its characteristics of high voltage gain and low input current ripple [22] - [26] . Paper [22] proposed a current-fed DC-DC converter with synchronous rectification which achieves ZCS on primary side switches and ZVS on secondary side switches. However, its step-up voltage gain is not high and its switches on secondary side suffer voltage stress of half the output voltage. Paper [23] presented a double-input current-fed DC-DC converter, which achieves ZVS for switches by using a low magnetizing inductance and obtains low-ripple input current with two input inductors, but it suffers high voltage spike across the switches due to the leakage inductor of transformer. It requires a highly symmetrical structure to avoid DC bias magnetization of the transformer. Paper [25] proposed a current-fed DC-DC converter which achieves ZVS and ZCS for power switches, but the reverse-recovery problem of the rectifier diodes has not been solved, causing a low conversion efficiency.
A RCD snubber circuit referred in [27] greatly reduces the voltage spike of the power switches by means of consuming the energy stored in the snubber capacitor by the resistor. However, it causes efficiency loss consequentially. A flyback snubber circuit proposed in [28] greatly suppresses the voltage spike of the power switches and recycles the energy stored in the snubber capacitor as well. However, the complicated structure and the additional controller of the snubber circuit make it unpractical and difficult to be operated on.
The converters using active clamping are also proposed to obtain soft-commutation. Paper [29] uses an active clamping capacitor C b and a voltage clamping switch Q 2 to realize ZVS of main switch Q 1 . The clamping switch is only used to achieve ZVS of Q 1 , whereas bring main switch Q 1 high current stress. In addition, this topology has the problem of energy reflow which reduces battery life. Paper [30] uses an interleaved parallel structure to reduce the stress of the main switch, but still needs extra two auxiliary switches to realize the ZVS of the main switch.
To sum up, most of conventional converters either work in hard-switching which will impose a heavy penalty on the efficiency improvement with high frequency operation [31] , [32] or even realizes ZVS/ZCS soft switching by operating the switches above the resonant frequency whereas their input current ripples are large which greatly shorten the life span of the front-end components [33] , [34] .
In order to solve above problems, a high step-up lowripple DC-DC converter with all power devices at soft switching is proposed in this paper. It is composed of an input-current doubler, a switched-capacitor circuit, a transformer and its parallel inductor. The proposed high step-up current-fed DC-DC converter obtains a high conversion radio when PPAS is employed. Two input inductors of the current doubler minimize the input current ripple. And more, two output capacitors of the switched-capacitor circuit greatly reduce the output voltage ripple of the converter. In addition, the proposed converter achieves ZVS of all power switches through the resonance of their parasitic capacitance and parallel inductance under the control of interleaved PWM scheme [35] , [36] . The switched-capacitor circuit is composed of two symmetrical LCD resonant circuits which make sure the rectifier diodes turned off at ZCS condition. Thus high transformation efficiency was obtained. Meanwhile, the rectifier diodes suffer a small voltage and current stress. The simulation and experimental results have validated the fine characteristics of this novel high step-up current-fed DC-DC converter, including with high conversion efficiency and low switching loss.
The paper is organized in the following manner. Section II describes the principle of operation. Section III presents the simulation and experimental results, and section IV draws the conclusion.
II. PRINCIPLE OF OPERATION
The circuit diagram of proposed converter is shown in Fig. 1(a) . It is mainly composed of an input-current doubler, a switched-capacitor circuit, a transformer and its parallel inductor. The input-current doubler contains a voltage source V in , two input inductors L 1 and L 2 , a clamp capacitor C c , two main switches S 2 and S 4 together with auxiliary switches S 1 and S 3 , and their body diodes D S1 to D S4 and parasitic capacitors C S1 to C S4 . The switched-capacitor circuit contains four rectifier diodes D 1 to D 4 , a resonant inductor L lk , two resonant capacitors C 11 and C 12 , two output capacitors C 21 and C 22 , and the load R. The input-current doubler and the switched-capacitor circuit are connected by a transformer T . The parallel inductor L m is connected to the primary winding of the transformer in parallel.
In order to analyze the operation principle of the converter, the following assumptions are made:
(1) The on-state resistance of the power switches S 1 -S 4 are ignored, and the forward voltage of the diodes D 1 -D 4 is assumed to be zero; (2) The clamping capacitance C c has a relatively large value, so that its voltage ripple can be neglected; (3) The magnetizing inductance of the transformer is relatively large, and its magnetizing current is nearly zero, which means the transformer T is equivalent to an ideal transformer with a leakage inductance L lk ; (4) All capacitors are considered to be ideal, and the equivalent series resistance (ESR) of the capacitors is assumed to be zero. The resonant capacitance value is identical (C 11 = C 12 = C 1 ), and the output capacitors have the same value (C 21 = C 22 = C 2 ).
A. MODAL ANALYSIS & SOFT SWITCHING REALIZATION
The pulse-width modulation plus phase angle shift is employed as the control scheme for the proposed converter, as shown in Fig. 1(b) , where, D is duty cycle of the main switches S 2 and S 4 , and T s is the switching period. It is noted that one power switch S 1 (or S 3 ) of each bridge is driven complementarily by the other S 2 (or S 4 ), and the phase difference between two bridges keeps 180 • . The duty cycle is the control parameter which is set to 0.5 for normally input/output in this paper in order to minimize the input current ripple.
The steady-state operation of the proposed converter can be divided into 14 stages during a switching period. The equivalent circuits and waveforms in each stage are shown in Fig. 2 and Fig. 3 , respectively. The presentation of ZVS for all power switches and ZCS for all rectifier diodes is included in following modal analysis:
Stage 1 [t 0 -t 1 ]: As shown in Fig. 2(a) , S 4 is turned on at t 0 , i L1 flows through the switch S 4 and the inductor L m , and i L2 flows through the switch S 2 . Since the main switches S 2 and S 4 are in the on-state, the voltage v p across the primary winding of the transformer is zero, and the current i L of the inductor L m nearly keeps constant. The currents on both the primary and secondary sides of the transformer are zero. During this stage, the inductor currents i L1 and i L2 increase linearly as follows:
where, V in is a DC voltage source, e.g. the output voltage of a PV panel.
A circulation loop is formed by the output capacitors C 21 , C 22 and the load R. The output capacitor voltage V C21 and V C22 can be calculated as follows:
where, I o is the output current of the converter. Stage 2 [t 1 -t 2 ]: As shown in Fig. 2 (b) , S 2 is turned off at t 1 , i L2 begins to charge C s2 and discharge C s1 linearly. C s1 ends discharging when C s2 is charged to V Cc . The voltage across the primary winding of the transformer rapidly increases to -V Cc in this stage.
Stage 3 [t 2 -t 3 ]: As shown in Fig. 2(c) , after i L2 fully charges C s2 to V Cc and discharge C s1 to zero, the current flows through the anti-parallel diode of S 1 , which ensures that S 1 will be turned on under ZVS in the next stage. The inductor L m keeps discharging and i L keeps decreasing.
Stage 4 [t 3 -t 4 ]: As shown in Fig. 2(d) , S 1 is turned on under ZVS at t 3 , the voltage across the primary winding of the transformer nearly keeps v p = −V Cc . i L1 still increases linearly as in (1), and i L2 decreases linearly as follow:
During t 1 to t 4 , i L can be calculated by:
The secondary winding voltage of the transformer is:
where, N is turns ratio of the transformer, and N = N 2 /N 1 . The state formulas can be written as follows:
v C 11 , v C 12 and i s can be obtained as follows:
The angular frequency ω 0 and the resonant impedance Z 0 are given by:
The peak current on the secondary winding of the transformer I m can be obtained as: v C 21 still decreases linearly as in (3), and v C 22 increases as follow: (1), and i L2 decreases linearly as in (5) . L m experiences two processes during t 2 to t 5 , first forward being discharged and then reverse being charged, respectively. i L is varying linearly as in (6) .
Stage 6 [t 5 -t 6 ]: As shown in Fig. 2(f) , S 1 is turned off at t 5 . C S2 discharges through L m and C S1 is charged in parallel. Thus, L m is reversely charged, and i L reversely increases. In this stage, the voltage across the primary winding of the transformer decreases from -V Cc to zero rapidly.
Stage 7 [t 6 -t 7 ]: As shown in Fig. 2(g) , after C S2 discharge to zero and C S1 is fully charged to V Cc , the current flows through the anti-parallel diode of S 2 , which ensures that S 2 can be turned on under ZVS in the next stage. i L keeps a reverse constant current.
S 2 is turned on under ZVS at t 7 . Due to the symmetry of the circuit topology, the steady-state operations of stage 8 to stage 14 are similar to those of stage 1 to stage 7, as shown in Fig. 2 (h) to Fig. 2 (n) , respectively. The steady-state at t 14 is completely consistent with that at t 0 , so that the circuit will return to stage 1 over and over again after each period.
B. PERFORMANCE ANALYSIS 1) VOLTAGE GAIN
The volt-second balance law of L 1 during one switching period determines the relationship between V in and V Cc as follows:
Thus, it can be deduced as:
The volt-second balance law of L lk during one switching period determines the relationship between the resonant capacitor average voltage V C11 and V o as follow:
where, T 0 is the resonant period. The average voltages of the resonant capacitors V C11 and V C12 are obtained as follow in view of the symmetrical circuit:
Since the average voltage V C11 is equal to the amplitude of v s , and the amplitude of v p is equal to V Cc , it can be deduced that the relationship between V Cc and V o should be:
By combining (17) and (20), it can be deduced that the relationship between input and output voltages is:
Based on the above analysis, the output voltage can be adjusted by the duty ratio D. Since the characteristics of interleaved parallel, when the duty cycle is not equal to 0.5 the input current ripple becomes large. 
2) INPUT CURRENT RIPPLE
Assuming that the input inductors L 1 and L 2 have the same value, the input current ripple is:
When the duty cycle D=2/3, the input current ripple is the maximum, being:
3) OUTPUT VOLTAGE RIPPLE 
The voltage ripples of the output capacitors C 21 and C 22 can be calculated as in (25) and (26), respectively.
It can be obtained by combining (24) , (25) and (26) that: (27) where, θ= sin −1 (f s /πf 0 ). It is obvious that the output voltage ripple V o is inversely proportional to the output capacitance C 2 when other circuit parameters are fixed.
4) DESIGN CRITERIA OF L M
In order to realize zero voltage turn on (ZVS) of S 2 , S 4 , a discharge loop for C S2 and C S4 is provided by the inductor L m after S 1 and S 3 are turned off. Consequently, after S 1 and S 3 are turned off, it is required that the currents in the input inductors L 1 and L 2 are smaller than that of parallel inductor L m , then:
By adding (28) and (29), it obtained:
The left term of (30) can be expressed as:
The right term of (30) can be expressed by (32) , where I L1 (I L2 ) is the average current of the inductor L 1 (L 2 ). Since the circuit structure is symmetrical, the average currents I L1 and I L2 are equal, as (33) showed.
i L1 is the ripple of input inductor L 1 , it can be expressed by:
From the formula (28) to (34), the value of L m can be obtained.
5) PERFORMANCE ANALYSIS
A 400-W design case of the proposed converter is presented as an example in this paper. The parameters of the prototype are as follows: input voltage V in = 25V , power P=400W, switching frequency f s = 50kHz, and leakage inductance L lk = 0.9µH . By applying formula (28) (29) (30) (31) (32) (33) (34) , when the value of L m is smaller than 24uH, ZVS can be achieved under duty cycle D = 0.5. In order to improve the ZVS range, we choose L m = 15uH.
The performance analysis was carried out on the converter, as shown in Fig. 4 . Fig. 4(a) shows the change of voltage gain according to the duty cycle D with the transformer ratio n=1, n=2,n=3, respectively. The voltage gain increases with the duty cycle when the transformer ratio is fixed, and it can get a voltage gain larger than 10 times readily when the duty cycle is 0.5. Fig. 4(b) shows the change of input current ripple according to the input inductance with the transformer ratio n=1 and the duty cycles D = 0.5, D = 0.6, D = 2/3, respectively. The input current ripple decreases with the increasing of the input inductance, and it is identically equal to zero when the duty cycle D = 0.5. Fig. 4(c) presents the change of output voltage ripple according to the output capacitance when the transformer ratio n=1 and the duty cycle is D = 0.5. The red points present the output voltage ripple under several typical output capacitances. The output voltage ripple decreases with the increasing of the output capacitance, and the output voltage ripple less than 1V is relatively easy to be obtained.
III. SIMULATION AND EXPERIMENTAL RESULTS

A. SIMULATION RESULTS
The simulation was carried out with the software Saber (@Synopsys, Inc) in this section. The simulation parameters are shown in Table 1 . Fig. 5 presents the simulation waveforms of proposed converter. The simulation waveforms are consistent with the theoretical waveforms shown in Fig. 3 , which verifies the principle of the proposed converter and the feasibility of the operation. Moreover, soft switching of all switches and all rectifier diodes is validated. The ZVS realization of S 2 and S 1 is shown in Fig. 5 as marked by red ellipses. The analysis is as follow: C S2 is charged by i L2 after S 2 is turned off; due to the clamping function of C c , v ds2 increases to V Cc and then keeps on at this value, which ensures S 1 turn on and off under ZVS; C S2 discharges through L m after S 1 is turned off, and v ds2 decreases to zero, which ensures S 2 turn on and off under ZVS. The ZCS realization of D 1 and D 4 is shown in Fig. 5 as marked by green ellipse. It is obvious that the current across the diodes decreases to zero before the rectifier diodes are reverse biased, which means the rectifier diodes reaching ZCS turn-off condition. Thus, the reverserecovery problem has been solved on proposed converter. 15A. The input current ripple I in is 0.0017A, which is about 0.01% of the input current. Hence, the low-ripple input current is obtained.
B. EXPERIMENTAL RESULTS
The hardware prototype of proposed converter with its control system is shown in Fig. 7 . The control system is composed of a signal generator (by TMS320F2812), an auxiliary power source and an isolated driving circuit. Where, TMS320F2812 provides 4 ways of PWM output with the frequency of 50kHz which are fed to the isolated driver, and then two IR2110s generate two pairs of driving signals for two switch bridges, respectively. The proposed converter is mainly composed of an input-current doubler, a switchedcapacitor circuit, a transformer and its parallel inductor. A DC power supply provides the input voltage of the input-current doubler, and a 100 ceramic resistor connected to the output port of the switched-capacitor circuit serves as the load. The component models of the proposed converter are listed in Table 2 . In addition, S 1 and S 2 are turned on and off under ZVS. Similarly, S 3 and S 4 also realized its ZVS switching. Fig. 8(c) and (d) present the measured voltage and current waveforms of the rectifier diodes D 3 and D 4 , respectively. It shows that i D3 and i D4 decreased to zero before the diodes D 3 and D 4 are reverse biased, which means that the rectifier diodes D 3 and D 4 are turned off at ZCS conditions. Hence, the reverse-recovery problem of the rectifier diodes is removed on the proposed converter. Fig. 9(a) shows the input voltage and current waveforms. The input current ripple is measured to be about 30mA. It is almost ripple free due to two input inductors working in an interleaved way to be charged and discharged. measured to be larger than the simulation results due to the incomplete symmetry of the hardware prototype. Fig. 10(a) shows the measured voltage and current waveforms across the primary windings of the transformer and its parallel inductor, which is basically consistent with the theoretical analysis results. The parallel inductor current increases linearly when the voltage is positive, and it decreases linearly when the voltage is negative. on voltage waveforms as shown in Fig. 10(a) and (b) due to the existence of the parasitic capacitance on the transformer. (21) , so the theoretical value of voltages V C21 and V C22 should be 100V at each. As shown in Fig. 11(b) , the measured value of voltages V C21 and V C22 is about 97V, which is nearly in line with the theoretical one. The theoretical and measured efficiency of proposed converter under different load conditions is shown in Fig. 13 . The maximum measured efficiency occurs up to 96.8% at 300-W load, and the efficiency is 94.7% at 400-W load. The proposed converter achieves a high efficiency due to ZVS realization of all power switches and ZCS realization of all rectifier diodes. The efficiency is relatively low at a light load. The degradation is due to the increase of conduction loss weight with the decrease of PV voltage. Table 3 gives a comparison of four different current-fed converters in terms of the number of components, input-current ripple, voltage stress, voltage gain and soft-switching realization, etc. It's obvious that the voltage gain of the proposed converter is four times higher than that of the converter in [22] , and twice higher than that of the converters in [24] and [37] . In addition, the voltage stress of the proposed converter is a half of that of the converter in [22] , and less than one out of N of that of the converters in [24] and [37] . Moreover, the proposed converter achieves a low-ripple input current when the duty cycle D = 0.5 according to (22) , compared with 2.2%, more than 6%, and 1% in [22] , [24] , and [37] , respectively. VOLUME 7, 2019 Furthermore, the proposed converter achieves ZVS turned on and off for all power switches and ZCS turned-off for all rectifier diodes which lead to high converter efficiency (up to 96.8%) while other converters only realize ZCS turned-off or ZVS turned-on condition of each switch. Compared to the converters in [22] , [24] and [37] , the proposed converter requires less number of power switches. Therefore, the main circuit and its driving circuit are simplified greatly, which makes the circuit design much easier and get low cost.
IV. CONCLUSION
This paper presented a high step-up low-ripple DC-DC converter and its realization of soft switching. The simulation analysis and experiment results have verified that the proposed converter has the following obvious advantages: (1) It has high voltage gain. The output voltage is 10 times larger than the input voltage when the transformer ratio is just 1, which determines the proposed converter is appropriate for low input-voltage and high-output voltage applications, like PV power system for example; (2) The power switches are turned on and off at ZVS and the rectifier diodes are turned off at ZCS, which greatly reduces the switching loss and improves the conversion efficiency (up to 96.8%); (3) The input current ripple is relatively small and the output voltage is almost ripple free, which is conductive to the grid-connected operation of micro power system.
